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The High Voltage Distribution System for The Hybrid
Photodetector Arrays of RICH1 and RICH2 at LHCb
C. Arnaboldi, T. Bellunato, T. Gys, E. Panzeri, G. Pessina, and D. Piedigrossi
Abstract—Two Ring Imaging CHerenkov detectors, RICH1 and
RICH2, will provide the particle identification of the LHCb exper-
iment. The Cherenkov light cones produced in three different re-
fractive media are projected onto four arrays of Hybrid Photon
Detectors (HPDs), with 484 HPD units in total. In order to accel-
erate and focus the photoelectrons resulting from the conversion of
photons in the HPD photocathode, the electron optics of an HPD re-
quires three different high voltages (HVs): 20 kV, 19 7 kV and
16 4 kV. We describe in this paper the HV distribution system
that has been designed for this purpose. The HV is supplied by
printed circuit boards specially developed to prevent electrostatic
discharges and/or Corona effects across the volume of the HPD ar-
rays. The circuits allow for the splitting, distribution, protection
and monitoring of the high voltages. Each board is covered with sil-
icone rubber, which prevents electrostatic breakdown, and a study
has been made on its radiation tolerance. A prototype HV system
has demonstrated compliance with all experimental requirements.
Finally, a production test system has been implemented to provide
for a precise characterization of each HV board, in order to guar-
antee optimal yield.
Index Terms—HV distribution system, HV photon detector bi-
asing, silicone insulation.
I. INTRODUCTION
PARTICLE identification in the LHCb experiment [1] willbe performed by two Ring Imaging Cherenkov Detectors,
RICH1 and RICH2. The RICH detectors [2] contain three ra-
diator materials, optimized for the charged-particle momentum
they are required to discriminate. The cones of photons pro-
duced by the particles will be reflected by two sets of spherical
and flat mirrors onto arrays of Hybrid Photon Detectors (HPDs)
[3], placed outside the acceptance of the LHCb spectrometer.
The HPDs are mounted on a column structure. RICH1 will have
196 HPDs, arranged in 2 arrays, each with 7 columns of 14
HPDs per column. RICH2 will have 288 HPDs, also arranged
in 2 arrays, each with 9 columns of 16 HPDs per column. The
area covered by both arrays of HPDs is about 2.6 m ; the active
diameter of a single HPD photocathode is 72 mm.
The photoelectrons produced by incident photons converted
in the HPD photocathode are accelerated and focused by a
cross-focusing electrostatic field onto a silicon pixelated anode.
Three high voltages (HVs) are required for the electron optics:
kV, kV and kV. At the silicon anode, the
electrons are detected and read out with a granularity of 32
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32 into a CMOS pixel readout chip, each channel containing an
amplifier-discriminator network. A 40 MHz binary readout of
the signals from each pixel is then performed and the data are
transmitted via optical fibre to the control room. The front-end
readout, its voltage biasing and the HPD HV distribution are
located on the columns which also have mounted the HPDs.
In this paper we will describe the distribution scheme which
delivers HV to the HPDs of both RICH detectors. This consists
of a series of HV circuit boards specifically designed to pro-
vide the three bias voltages, including protective networks. An
accurate test system has been developed to fully characterize
the boards. The layout includes an “analogue boundary scan” to
perform accurate characterization and testing.
The maximum radiation levels across the HPD regions are
expected to be about 30 kRad (Total Ionizing Dose—TID)
and 3 10 n/cm (1MeV equivalent Non-Ionizing Energy
Loss—NIEL) over the ten years of running. These values
include a safety factor of 2. We have therefore tested the
radiation-hardness properties of most of the components used




Every HPD column is segmented in two half-columns for the
distribution of HV biasing. The half-column unit is therefore
the minimum part of the detector to be disconnected in case
of malfunction. The kV HV supply voltage to each half-
column is delivered from the control room via a 100 m-long
cable, and is then fed to its individual kV input located in
the middle of the column.
A half-column consists of 8 HPDs in RICH2. In RICH1,
which has 14 HPDs per column, there are 6 and 8 HPDs re-
spectively in every alternate half-column. The HPDs are biased
in pairs; in this way 3 or 4 HV boards measuring 90 165 mm
are mounted side by side along the column, the longer side par-
allel to the column. As an illustration, Fig. 1 shows the layout
diagram of a half-column of RICH2. The three HV lines are
generated by a potential divider network on the board at the
end of the half-column, and then daisy-chained from board to
board. The functionality of the system of boards is represented
in the schematic of Fig. 2, where V , V and V are the 3 HVs,
kV, kV and kV, respectively.
There are two distinct types of board, designated S and M,
which have differing designs of the blocks labeled “Splitter”
and “Monitoring.” The main input supply to the boards, fed into
the Splitter block, is kV. This block generates the three HV
values to be distributed. The block labelled “HPD bias” provides
0018-9499/$20.00 © 2006 IEEE
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Fig. 1. Half-column layout of RICH2.
Fig. 2. Schematic diagram of an HV board.
the HV distribution to a pair of HPDs, and this component is
the same for every board. The “Monitoring” block provides low
voltage outputs for external monitoring of the HV values.
The space available for the electrical components is small,
given that a resistor rated for 20 kV is about 5 cm long. Conse-
quently, the Splitter and Monitoring blocks cannot both be con-
tained in the available board space together with the HPD bias
block. Therefore we have one Splitter and one Monitoring board
per half-column, located at each half-column end. Within the
half-column there is either one (RICH1) or two boards (RICH1
and RICH2) that do not need the presence of either the Mon-
itoring or Splitter blocks. For the boards in the centre of the
half-column, either Type S or M boards are used, but populated
only with the HPD bias block. The detailed functionality within
each of the blocks of Fig. 2 is described below.
B. Circuit Description
The circuit design for the splitter block is shown in Fig. 3. It
consists of a custom resistive divider (Manufactured by Ohm-
craft, http://www.ohmcraft.com), connected in parallel with HV
filtering capacitors (Murata, DHRB34C102 M2FB, http://www.
murata.com/cap/). The splitter has a total resistance of
M . Starting from the top of Fig. 3, the four resistor values in
the splitter are 4.12 M , 47.9 M , 125 M and 125 M .
The HV capacitors act as filters. The values of C to C are
30 nF, 2.2 nF, 1 nF and 1 nF, respectively. The node between C
and C has been added to the voltage divider to guarantee that
the sharing of the HV between the two capacitors C and C is
the same.
Fig. 3. Schematic of the Splitter block of Fig. 2.
Fig. 4. Schematic of the Monitoring block of Fig. 2.
When the Type S board is fully populated, the inputs to the
board are the kV ( ) and GND1. The outputs are the three
voltages to and GND2, which are routed to the other
blocks of the board and to the next board in the half-column. If
the board is required only for biasing a pair of HPDs, the filtering
capacitors and the voltage divider of the Splitter block are not
mounted, and , and and GND1 will be input at the
nodes indicated with black circles on Fig. 3 (and Fig. 2).
The circuit design for the Monitoring block is shown in Fig. 4.
It consists of a voltage splitter implemented with HV-precision
5 G resistors, , and 392 k resistors, . The resulting
voltage range is centred on V when, in normal operation,
GND1 and GND2 are connected together. In this way, the HPD
HV values can be monitored from nodes VM . If
the measurement system is not able to read out negative volt-
ages, GND1 can be connected to a positive offset voltage in
order to shift the voltage at the nodes VM accordingly. In par-
allel to each resistor there is a 47 nF capacitance, C, and a
90 V surge arrestor, SA, to protect the outputs against any pos-
sible sudden discharge.
The board Type M implements both the Monitoring and HPD
bias blocks of Fig. 2. If the board is required only for biasing a
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Fig. 5. Circuit diagram of the HPD bias block of Fig. 2.
pair of HPDs, the Monitoring block is simply not populated, in
an analogous way to the Splitter block of the Type S board.
The schematic of the HPD bias block is shown in Fig. 5. It
consists of a pair of three HV resistors in series with the HV
lines, each one input to an HPD. The resistors prevent a large
current flow in the case of an unexpected short-circuit to ground
at any HPD bias node. The lower series resistor value on the
cathode line (150 M ) makes provision for a possible increase
of the dark photocurrent over the HPD lifetime. Both types of
HV board include the HPD bias block of Fig. 5.
C. Analogue Boundary Scan
The Splitter block of Fig. 2 has a current consumption of
about 67 A, while the Monitoring block draws 11 A. When
the boards are tested after manufacture, we expect to measure a
leakage current from the insulator material covering the board
(see next section) in the nA range, i.e., much smaller than the
currents drawn by the Splitter and Monitoring chains. To be
sensitive to the measurement of the leakage current, we have
laid out the boards in such a way that the ground can be split,
during the test phase, to allow for separate monitoring of the
Splitter or Monitoring currents from the insulator current. This
is made possible with the resistor R , as shown in Fig. 2, in
conjunction with a proper board layout. The reference ground
for both types of boards, S and M, is GND1. The Splitter and
Monitoring blocks are laid out in close proximity to the loca-
tion of R . This ensures that the current flowing in GND1
is the one from the Splitter or Monitoring blocks, while the
very small leakage current coming from the rest of the PCB
will flow through GND2, developing a small, but measurable,
voltage drop across R (200 k ). GND2 is a sensitive probe
since it is a track routed through the whole length of the board
and the monitoring of this node is very important to control and
test the quality of the board.
During normal operating conditions, R is short circuited
and GND1 and GND2 become the same low impedance path.
III. BOARD LAYOUT AND INSULATION PROTECTION
The electrical components to be used in HV applications
have large dimensions and the distance between nodes biased
at very different potentials should respect minimal values. For
the RICH HV boards, the available space is limited and the
components used are restricted to be within close proximity.
For this reason, many precautions have been taken to achieve
adequate performance.
Fig. 6. View of an HV board when covered with STG with a shielding cover
on the top (Cu shield is found just under the Solder Resist, where the Institution
name is written).
Although the electrical circuit is not complicated, we have
laid out the PCBs with 4 layers to embed all tracks in the inner
layers: the HV tracks just under the top layer, the tracks of lower
potential just above the bottom layer. Between any tracks and
the closest surface there is 0.8 mm thickness of fibreglass. Ex-
ceptions to this are the solder pads where special precautions,
described below, have been taken.
To avoid discharges between nodes at very different poten-
tials, the boards are completely enclosed in the insulator ma-
terial Silicone Tough Gel, STG (Sylgard DC 3-4241 by Dow
Corning, http://www.dowcorning.com/). This material has a di-
electric strength in excess of 17 kV/mm, compared with dry air
that is close to 3 kV/mm. The use of STG therefore allows a
considerable saving in the minimal compliance distance to be
held between components. STG is a proven long-life material in
outdoor applications and in very adverse environmental condi-
tions [4]–[22]. It is therefore a very adequate protective material,
durable for the lifetime of the LHCb experiment. The thickness
of STG on the top of the board is 18 mm in order to fully coat
the electrical components, while on the bottom of the board the
thickness is 8 mm.
Fig. 6 shows a photograph of a completed HV board,
coated with STG, and having a copper top cover (that appears
green, the colour of the solder resist) connected to ground for
shielding purposes. An equivalent cover is also implemented at
the bottom.
After population of components, the board is cleaned with
trichloroethylene, and subsequently mounted in a mould made
from aluminium covered with PTFE. The mould is then filled
with liquid STG and placed in a vacuum chamber for about
20 min at about 0.2 mbar pressure, to eliminate bubbles that
can impair the dielectric strength. After this, for about 3 h, the
mould is placed in an environmental chamber at 60 C, to cure
the STG. During this time, the STG solidifies and the mould can
then be removed. The board temperature is then maintained at
60 C for at least 4 days to anneal. We have observed that the
leakage current remains larger than expected if such a long an-
nealing time is not respected. This is because the residual ions
trapped in the rubber bulk need a very long time to migrate out-
side the bulk at room temperature.
Since the tracks are embedded under the PCB fibreglass, the
leakage current in the STG can only originate from the soldering
pads towards the top and bottom covers and parallel to the sur-
face of the PCB, where the resistivity is much lower than in the
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Fig. 7. Expanded view of part of the PCB, in the region of some solder pads.
Fig. 8. Cross-section of the board covered with the STG. Arrows on the top
indicate where the air indents are filled with STG.
bulk rubber. We have improved the surface effects by layout op-
timisation. In the PCB we have created “air indents” with widths
that range from 2 mm to 5 mm, which separate the solder pads
and the critical tracks. This layout is shown in Fig. 7. When the
STG fills the air indents, the electric field parallel to the sur-
face experiences an orthogonal barrier that has a strong dielec-
tric strength, more than 34 kV/mm. This method solved com-
pletely the initial failures resulting from surface effects, which
were almost the only source of observed defects.
Fig. 8 shows the cross-sectional view of a board covered with
STG. The arrows indicate where the STG surrounds the tracks,
making the dielectric strength almost isotropic. The parallel
field strength is considerably reduced when an air indent filled
with STG is encountered.
We will now quantify the expected leakage current from the
STG. If we assume that the dimension of a solder pad is much
smaller than the distance between any other pads, we can ap-
proximate the resistance between the pad and any other point at
a different potential by the expression [23]
(1)
Here is the STG bulk resistivity, of the order of 3 10
mm for the Sylgard DC 3–4241, and is the linear dimension
of the pads, assumed to be approximately circular. This approx-
imation is valid as long as the position of the node that sinks
the current is far from the pad, as is the case with the covers
and the track GND2. For a given board, there are about 45 pads,
each having a diameter between 2 mm and 3 mm, held at various
values of HV. Using approximation (1), the current that leaves
the smaller pad at the lower HV value of 8.2 kV is about 17 pA,
whilst from the larger pad at 20 kV it is about 63 pA. Summing
up the currents from every pad we roughly estimate about 7 nA
of total leakage current.
During the characterization phase we connected the top and
bottom shields to GND2. Therefore, the sum of the currents will
flow through resistor R from these three so-called “sinking
Fig. 9. Long term measurement of the leakage current from the STG, (left axis).
with the HV cycled once per day (right axis).
Fig. 10. Examples of HV cable connections.
nodes.” Fig. 9 shows the result of a measurement from a board
type S over three days. During the measurement period the HV
was cycled from kV to zero once per day. It can be seen
that although the standing current coming from the splitter is
more than 60 A, the current measured with the active analogue
boundary scan is in the nA range, consistent with the extrapola-
tion obtained from (1).
IV. CABLE CONNECTIONS
To connect the HV cables from PCB to PCB and from PCB
to HPDs, we have used small brass cylinders where the pairs of
wires to be joined are internally soldered. After the wires are
joined, an insulating tube covers the connection point. The tube
is made with commercial silicone having 2 mm thickness and
about 18 cm length, adequate to cover the connection. Fig. 10
shows examples of such connections.
V. RADIATION HARDNESS INVESTIGATION
The maximum radiation levels across the HPD regions are
expected to be about 30 kRad (Total Ionizing Dose—TID)
and 3 10 n/cm (1MeV equivalent Non-Ionizing Energy
Loss—NIEL) over the ten years of running. These values
include a safety factor of 2. We carried out an irradiation test of
the HV boards at the GIF irradiation facility at CERN (http://ir-
radiation.web.cern.ch/irradiation/) in November 2004. Most
of the electrical components used to populate the boards and
two complete boards were subject to a particle flux composed
of neutrons and s (90%) plus protons and pions (10%) for a
total fluence of 3 10 n/cm (1 MeV equivalent). As already
mentioned above, this fluence corresponds to the maximum
one expected after 10 years of operation at the location of the
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Fig. 11. Leakage current from a board before irradiation.
Fig. 12. Leakage current from a board after irradiation.
HPDs and includes a safety factor of 2. After irradiation, there
was no change in the electrical characteristics of the resistors.
The capacitors were also found to be stable, although the 10 nF
devices increased their value by somewhat less than 10%.
The leakage current from a complete board, measured before
and after irradiation, confirmed the characteristics of the elec-
trical components and proved also that the selected STG is ad-
equate for this application. We compare in Figs. 11 and 12 the
leakage currents measured from a board before and after irradi-
ation. (In this test the board was not equipped with the shielding
covers on the top and the bottom and, as a consequence, we ex-
pected and measured, a level of current consistent with of
that shown in Fig. 9, since only one sinking node was present).
Whilst the average values differ, the values are compatible when
taking into account the different conditions of the two measure-
ments. Before irradiation the laboratory was under climatic con-
trol. After irradiation the measurements had to be made in a ra-
diation-safe area where it was impossible to reproduce the same
environmental conditions. In Fig. 12 the HV voltage applied is
slightly smaller than that of Fig. 11 due to the different HV sup-
plies available in the two laboratories.
An important item with HV integrity concerns the surface
quality of the boards. If small apertures and/or cracks are cre-
ated on the surface, a static high electric field can penetrate and
Fig. 13. Photograph magnified X250 of a small region of the surface of the
Silicon Tough Gel that covers the board before irradiation.
Fig. 14. Photograph magnified X250 of a small region of the surface of the
Silicon Tough Gel that covers the board after irradiation.
create damage in the bulk. With STG it has been shown that this
effect is highly inhibited under normal radioactive conditions
and in a wild outdoor environment [24]–[27]. Fig. 13: shows a
small region, zoomed 250 times, of the surface of the STG that
covers one of the investigated boards, before irradiation. This
is compared with the photograph of Fig. 14, taken after irradia-
tion. There is no indication of a different surface aspect (cracks
that may give rise to high electric field accumulation) that could
be interpreted as a beginning of degradation resulting from irra-
diation.
VI. CONCLUSION
We have described the circuit design of the HV distribution
system for the 484 HPDs of the LHCb RICH detectors. The
splitter, monitoring and distribution schemes have been demon-
strated. An analogue boundary scan to fully control the quality
of the production of the HV boards has been described. The very
small levels of leakage currents from the STG used to fully coat
the boards has been measured, superimposed on the bias current.
The HV boards and components have been exposed to a fluence
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of 3 10 n/cm (1 MeV equivalent). No appreciable damage
has been observed in the functional behaviour or on the surface
of the insulator used to cover the boards. The design fulfils the
requirements of LHCb and the HV boards will be installed in
the final system during the coming year.
ACKNOWLEDGMENT
The authors would like to thank A. Delucia and G. Galotta
for the accurate preparation of the circuit boards and associated
electronics set-up. They would also like to thank N. Harnew for
his comments to this paper.
REFERENCES
[1] LHCb Re-Optimized Detector Design and Performance Technical De-
sign Report (in The LHCb Collaboration) CERN/LHCC 2003-030,
LHCb TDR9, Sep. 9, 2003.
[2] LHCb Rich Technical Design Report (in The LHCb Collab-
oration) CERN/LHCC/2000-0037, 2000 [Online]. Available:
http://lhcb-vd.web.cern.ch/lhcb-vd/TDR/bib.htm
[3] T. Gys, “The pixel hybrid photon detectors for the LHCb-rich project,”
Nucl. Instrum. Meth. A, vol. 465, pp. 240–246, 2001.
[4] I. G. ustin and N. F. Mott, “Polarons in crystalline and non-crystalline
materials,” Adv. Phys., vol. 18, pp. 40–102, 1969.
[5] D. J. D. Maria, E. Cartier, and D. Arnold, “Impact ionization, trap cre-
ation degradation, and breakdown in silicon dioxide films on silicon,”
J. Appl. Phys., vol. 73, pp. 3367–3385, 1993.
[6] A. M. Stoneham, “Electronic and defect processes in oxides the polaron
in action, trans. on dielectric. and electric. insulation,” IEEE Trans. Di-
elect. Elect. Mater., vol. 4, no. 5, pp. 604–613, Oct. 1997.
[7] U. Fromm, “Interpretation of partial discharges at dc voltages,” Trans.
Dielect. Elect. Insul., vol. 2, no. 5, pp. 761–770, 1995.
[8] G. Blaise, “New approach to flashover in dielectrics based on a polar-
ization energy relaxation mechanism,” Trans. Elect. Insul., vol. 28, no.
4, pp. 437–443, 1993.
[9] G. Blaise, Space charge distribution induced field strength size effect
Transl.:IEEE 1994 Annual Rep. Conf. Electrical Insulation and Dielec-
tric Phenomena (Cat. No. 94CH3456-1), 1994, pp. 262–267.
[10] G. Blaise and W. J. Sarjeant, “Space charge in dielectrics energy
storage and transfer dynamics from atomistic to macroscopic scale,”
Trans. Dielect. Elect. Insul., vol. 5, no. 5, pp. 779–808, 1998.
[11] Z. Aydogmus and M. Cebeci, “A new flashover dynamic model of pol-
luted HV insulators,” Trans. Dielect. Elect. Insul., vol. 11, no. 4, pp.
577–584, 2004.
[12] J. T. Rile, A. A. Neuber, J. C. Dickens, and H. G. Krompholz, “DC
flashover of a dielectric surface in atmospheric conditions,” Trans.
Plasma Sci., vol. 32, no. 5, pp. 1828–1834, 2004.
[13] G. G. Karady, “Flashover Mechanism of non-ceramic insulators,”
Trans. Dielect. Elect. Insul., vol. 6, no. 5, pp. 718–723, 1999.
[14] G. Raju, A. Katebian, and S. Z. Jafri, “Breakdown voltages of polymers
in the temperature range 23  250 C,” Trans. Dielect. Elect. Insul.,
vol. 10, no. 1, pp. 117–127, 2003.
[15] R. S. Sigmod, T. Sigmond, L. Rolfseng, A. F. Bohman, F. T. Stormo,
and L. Hvidsten, “The aiming of the bolt: How a flashover finds the
weak spot,” Trans. Plasma Sci., vol. 32, no. 5, pp. 1812–1818, 2004.
[16] G. G. Karady, M. Shah, and R. L. Brown, “Flashover mechanism of sil-
icone rubber insulators used for outdoor insulation—II,” Trans. Power
Del., vol. 10, no. 4, pp. 1972–1978, 1995.
[17] T. G. Gustavsson, S. M. Gubanski, H. Hillborg, S. Karlsson, and U.
W. Gedde, “Aging of silicone rubber under ac or dc voltages in a
coastal environment,” Trans. Dielect. Elect. Insul., vol. 8, no. 6, pp.
1029–1039, 2001.
[18] S. M. Gubanski, “Properties of silicone rubber housings and coatings,”
Trans. Dielect. Elect. Insul., vol. 27, no. 2, pp. 374–382, 1992.
[19] H. C. Miller, “Surface flashover of insulators,” Trans. Elect. Insul., vol.
24, no. 5, pp. 765–786, 1989.
[20] M. G. Danikas, “On the breakdown strength of silicone rubber,” Trans.
Dielect. Elect. Insul., vol. 1, no. 6, pp. 1196–1200, 1994.
[21] J. P. Reynders, I. R. Jandrell, and S. M. Reynders, “Review of aging and
recovery of silicone rubber insulation for outdoor use,” Trans. Dielect.
Elect. Insul., vol. 6, no. 5, pp. 620–630, 1999.
[22] A. E. Job, N. Alves, M. Zanin, M. M. Ueki, L. H. C. Mattoso, M.
Y. Teruya, and J. A. Giacometti, “Increasing the dielectric breakdown
strength of poly(ethylene terephthalate) films using a coated polyani-
line layer, dielectric break. strength of PET films,” J. Phys. D: Appl.
Phys., pp. 1414–1417, 2003.
[23] C. Arnaboldi, C. Bucci, O. Cremonesi, A. Fascilla, A. Nucciotti, M.
Pavan, G. Pessina, S. Pirro, E. Previtali, and M. Sisti, “Low frequency
noise characterization of very large value resistors,” IEEE Trans. Nucl.
Sci., vol. 49, no. 4, pp. 1808–1813, Aug. 2002.
[24] R. S. Gorur, G. G. Karady, A. Jagota, M. Shah, and A. M. Yates, “Aging
in silicone rubber used for outdoor insulation,” Trans. Power Del., vol.
7, no. 2, pp. 525–538, 1992.
[25] G. G. Karady, M. Shah, and R. L. Brown, “Flashover mechanism of sil-
icone rubber insulators used for outdoor insulation—I,” Trans. Power
Del., vol. 10, no. 4, pp. 1965–1971, 1995.
[26] N. Yoshimura, S. Kumagai, and S. Nishimura, “Electrical and envi-
ronmental aging of silicone rubber used in outdoor insulation,” Trans.
Dielect. Elect. Insul., vol. 6, no. 5, pp. 632–650, 1999.
[27] A. E. Vlastós and E. Sherif, “Experience from insulators with rtv silicon
rubber sheds and shed coatings,” Trans. Power Del., vol. 5, no. 4, pp.
2030–2038, 1990.
